

REMARKS

Claims 1-36, 46-49, 51-53, 55-57, 59-61, 63, 65, and 67 are pending in the application. Claims 1-36, 46-49, 51-53, 55-57, 59-61, 63, 65, and 67 are rejected.

In the Office Action, the Examiner again rejected Claims 1-36, 46-49, 51-53, 55-57, 59-61, 63, 65 and 67 pursuant to 35 U.S.C. §103(a) as being unpatentable over the combined teachings of Wright et al. (U.S. Patent No. 5,685,308) and Cole et al. (U.S. Patent No. 5,617,862), further in view of Doi et al. (U.S. Patent No. 5,873,824), Muzilla (U.S. Patent No. 5,735,797), Deitrich et al. (U.S. Patent No. 5,568,813), Snyder (U.S. Patent No. 5,520,187), or McMorro et al. (U.S. Patent No. 5,235,985) and also further in view of (a) Scheib et al. (U.S. Patent No. 5,628,321) or Pflugrath et al. (U.S. Patent No. 5,603,323) or alternatively (b) Hall (U.S. Patent No. 5,394,520) or Zellenga et al. (U.S. Patent No. 5,144,242). Applicants respectfully request reconsideration of the rejections.

The Examiner's rejections, including the response to Applicants' arguments, was the same as the previous Office Action dated October 20, 2004. Unlike the Second Response, Applicants will first respond to the three different concerns or approaches in the Response to Amendment Arguments in the Office Actions and then address the prior art and claims.

The Examiner states that the language "a subsystem essential data processing functionality largely residing in programmable logic devices" is subjective, and so interprets the language into meaning not able to operate without the function. Applicants respectfully submit that the language is not subjective and should not be interpreted as done by the Examiner. The Applicants may be their own Lexicographer. The language is clearly defined in the present specification.

As used herein, the essential functionality comprises the function to be performed by the subsystem, such as generating a transmit waveform for a transmit beamformer subsystem or scan converting data from an acoustic grid to a display format for a scan converter. In one embodiment, the essential functionality largely (i.e. at least 40% of the processing or signal path) resides in one or more re-programmable logic devices.

(See page 14, lines 7-12). This definition provides objective meaning different than that used by the Examiner. First, a data processing function is implemented. Dietrich et al., Snyder and McMorro et al. use re-programmable logic devices for control functions, not data processing

functions. Doi et al. do not indicate how the re-programmable logic devices are used. Second, the data processing must reside largely (i.e., 40% of processing or signal path) within the re-programmable logic devices. Muzilla et al. use an re-programmable logic device for selecting data that is converted, thresholded, and filtered in an output logic block of a color processing flow system. There is no indication of a large amount of data processing by re-programmable logic device in Muzilla et al. Selection of parameters for display is also not an essential function of the color processing flow system, such as detecting flow and assigning color values.

A subsystem performs an “essential data processing” function. The names of many devices derive from this essential data processing function. A detector detects, a scan converter scan converts, and a beamformer beamforms. Applicants are not claiming functions essential to the subsystem, but are claiming the “essential data processing functionality”. Given a clear definition by the Applicants, the Examiner may not create another meaning.

The Examiner indicates that “at least EEPROM type re-programmable devices were known to extend core functionalities in controlling scan operation and specialty calculations.” Scheib et al. and Pflugrath et al. were relied on, but do not suggest using re-programmable logic devices for data processing in an ultrasound subsystem. Both references disclose the use of reprogrammable EEPROMs. EEPROMs are memory devices, not electronically reprogrammable logic devices. Re-programmable logic devices are defined in the present specification as:

As used herein, a re-programmable logic device comprises a plurality of logic elements the gate interconnections of which can be modified by an external data set loaded under software control by a processor residing in the system. Such re-programmable logic devices include field programmable gate arrays (FPGA), flash PROM FPGA, static random access memory FPGA (SRAM FPGA), anti-fuse programmable logic devices, complex-programmable logic devices (C-PLD), electrically erasable PLD devices and other re-programmable PLD devices.

(See page 13, line 27-page 14, line 2). EEPROMs store information, but do not provide reprogrammable logic devices. Reprogrammable logic devices have different uses than EEPROMs. Any suggestion to extend functions of EEPROMs on medical systems does not suggest extending functions for re-programmable logic devices.

The Examiner also states that “at least EPLD use was extended to core functionalities of imaging systems in general and to medical imaging in particular.” The Examiner relied on Hall and Zellenga et al. for these EPLD disclosures. However, Applicants respectfully submit that a person of ordinary skill in the art would not have provided a subsystem’s essential data processing functionality largely residing in re-programmable logic devices based on the disclosures of Hall and Zellenga et al. These examples do not show use of re-programmable logic devices as claimed even in non-ultrasound contexts. Hall uses re-programmable logic devices in two ways. First, re-programmable logic devices are used for control functions (col. 7, lines 2-6), not data processing. Second, re-programmable logic devices are used for a convolver that also has a correlator (col. 7, lines 11-18). The function of a convolver is basically correlation, so the EPLDs are not used for a core function. Zellenga et al. use re-programmable logic devices for control, not data processing (col. 10, lines 15-23). A control sequencer is shown in the cited Figures 7-11 and 13 (col. 9, lines 63-68; col. 14, lines 45-58; col. 18, lines 60-63; col. 19, lines 48-54; col. 23, lines 16-17 and 29-32; and col. 24, lines 16-17 and 42-44). The cited references do not use re-programmable logic devices for essential data processing functions, and thus do not suggest progress of re-programmable logic devices into imaging data processing or ultrasound data processing. The trend shown is not the trend alleged by the Examiner.

Applicants respectfully submit that even if Hall’s use of re-programmable logic devices in the convolver provides essential data processing function of a subsystem largely residing in a re-programmable logic device, a single example in a very different type of imaging would not have suggested a general progress of re-programmable logic devices into imaging, so a person of ordinary skill in the art would not have used re-programmable logic devices in ultrasound imaging for essential data processing functions. Hall is for infrared imaging visible objects and Zellenga et al. is for MRI, not medical diagnostic ultrasound imaging. Applicants submit that there is no motivation to use re-programmable logic devices in medical diagnostic ultrasound as claimed. The Examiner suggests two imaging examples show general progress into adopting re-programmable logic devices for core functions in imaging, thus resulting in use in ultrasound imaging. However, a mere two examples do not show general progress.

Claims 1 and 11 claim a subsystem essential data processing functionality largely residing in reprogrammable logic device components. As defined in the specification: “As used herein, the essential functionality comprises the function to be performed by the subsystem, such as generating a transmit waveform for a transmit beamformer subsystem or scan converting data from an acoustic grid to a display format for a scan converter. In one embodiment, the essential functionality largely (i.e. at least 40% of the processing or signal path) resides in one or more re-programmable logic devices.” (See page 14, lines 7-12).

Wright et al. disclose a flexible beamformer system (col. 4, lines 38-41). The beamformer is programmable, such as downloading filter coefficients and decimation factors (col. 7, lines 38-49). However, Wright et al. do not disclose reprogrammable logic device components for implementing the programmable beamformer system. As defined in the specification: “As used herein, a re-programmable logic device comprises a plurality of logic elements the gate interconnections of which can be modified by an external data set loaded under software control by a processor residing in the system. Such re-programmable logic devices include field programmable gate arrays (FPGA), flash PROM FPGA, static random access memory FPGA (SRAM FPGA), anti-fuse programmable logic devices, complex-programmable logic devices (C-PLD), electrically erasable PLD devices and other re-programmable PLD devices.” (See page 13, line 27-page 14, line 2). Wright et al. do not disclose a subsystem essential data processing functionality largely residing in reprogrammable logic device components.

Cole et al. disclose using a field programmable gate array for implementing a multiplexer scheme (col. 12, lines 48-52). Various channels are switched during transmit and receive (col. 12, lines 30-48). However, the field programmable gate arrays of Cole et al. are not used for data processing, only data routing. Cole et al. do not disclose a subsystem essential data processing functionality largely residing in reprogrammable logic device components.¹

The remaining references using an FPGA cited by the Examiner do not disclose a subsystem essential data processing functionality largely residing in reprogrammable logic device components claimed in Claims 1 and 11. Doi et al. disclose an FPGA as one possible

¹ See the previously submitted declarations of John Williams regarding use of FPGA’s in Acuson’s Sequoia ultrasound system. The Wright et al. and Cole et al. patents also disclose aspects of the Sequoia ultrasound system.

component of many components on a motherboard (col. 5, lines 40-46). The Examiner lists various devices as stated equivalents, but Doi et al. do not discuss all the listed possible devices as equivalents. Further, Doi et al. do not disclose how any FPGA is used.

Muzilla et al. disclose converting flow estimates to 8 bit and 4-bit outputs and applying thresholding with a output logic block (col. 6, lines 17-25). The output logic block includes a field programmable gate array which selects parameters to be displayed (col. 11, lines 13-19). The output logic block also performs median filtering of M-mode data (col. 11, lines 25-27). The output logic block is a small part of the color processing flow system (col. 4, lines 21-22; Figure 3). Muzilla et al. do not disclose using FPGA devices for the essential data processing functionality of a subsystem.

Deitrich et al. use an FPGA for controlling interpolation by other components (col. 4, lines 56-60 and col. 5, lines 42-49). Deitrich et al. do not suggest using FPGA devices for the essential data processing functionality of a subsystem.

Likewise, Snyder discloses using a FPGA as a logic controller (col. 5, lines 26-39). The logic controller maps the switching function of a multiplexer (col. 5, lines 50-53 and 61-65). Snyder does not disclose using FPGA devices for the essential data processing functionality of a subsystem.

Similarly, McMorro et al. disclose using an FPGA for multiplexing (col. 5, line 66-col. 6, line 1). McMorro et al. do not suggest using FPGA devices for the essential data processing functionality of a subsystem.

Dependent Claims 2-10, 12-20, 48-49, 51-53, and 55 depend from independent Claims 1 and 11 and are thus allowable for at least the same reasons. Further distinctions over the prior art are not provided herein for brevity but will be provided if requested by the Examiner.

As discussed below, none of the references cited by the Examiner disclose a reprogrammable logic device in a beamformer as claimed in Claims 6 and 7.

The Examiner failed to respond to arguments for independent Claims 21, 26, 31, and 34. The cited references fail to disclose the claimed use of the claimed number of reprogrammable logic devices. These claims do not rely on “essential data processing functionality.” The

Examiner has failed to suggest migration into these specific components with the specific numbers of devices.

Claims 21 and 26 claim a beamformer comprising at least one re-programmable logic device. None of the cited references disclose this limitation. As discussed above, Wright et al. do not disclose reprogrammable logic device components for implementing the programmable beamformer system. Cole et al., McMorow et al., and Snyder use FPGAs for multiplexing, not as a beamformer. Hall uses re-programmable logic devices in a controller and a convolver. Zellenga et al. use re-programmable logic devices in a controller for a sequencer. The Examiner does not cite to a beamformer with at least one re-programmable logic device in any of the other listed references.

Dependent Claims 22-25, 27-30, 46, 47, 56-57, 59-61, and 63 depend from independent Claims 21 and 26 and are thus allowable for at least the same reasons. Further distinctions over the prior art are not provided herein for brevity but will be provided if requested by the Examiner.

Claims 31 and 34 claim a scan converter comprising at least one but less than three re-programmable logic devices. None of Wright et al., Cole et al., Doi et al., Muzilla, Deitrich et al., Snyder, McMorow et al., Hall nor Zellenga et al. disclose a scan converter having one to three re-programmable logic devices. Wright et al. does not disclose reprogrammable logic device components for implementing a scan converter. Cole et al., McMorow et al., and Snyder use FPGAs for multiplexing, not as a scan converter. Doi et al. disclose an ultrasound system that may have an FPGA and/or other devices, not a scan converter with a re-programmable logic device. Muzilla discloses an FPGA for selecting data, but does not suggest a scan converter having a re-programmable logic device. Zellenga et al. and Deitrich et al. use an FPGA or EPLD for control, not scan conversion. Hall use re-programmable logic devices for correlating frames of data together to predict displacement, not as a scan converter.

Dependent Claims 32-33, 35-36, 65, and 67 depend from independent Claims 31 and 34 and are thus allowable for at least the same reasons. Further distinctions over the prior art are not provided herein for brevity but will be provided if requested by the Examiner.


CONCLUSION

Applicants respectfully submit that all of the pending claims are in condition for allowance and seeks early allowance thereof. If for any reason, the Examiner is unable to allow the application in the next Office Action and believes that an interview would be helpful to resolve any remaining issues, he is respectfully requested to contact the undersigned attorney at (650) 943-7350 or Craig Summerfield at (312) 321-4726.

PLEASE MAIL CORRESPONDENCE TO:

Siemens Corporation
Customer No. 28524
Attn: Elsa Keller, Legal Administrator
170 Wood Avenue South
Iselin, NJ 08830

Respectfully submitted,



Peter Lam, Reg. No. 44,855
Attorney(s) for Applicant(s)
Telephone: 650-943-7350
Date: 9/23/05